

FIG.1A Block Diagram of Sequential Data Recovery




FIG.1 Sampling Clocks and Wave Capturing





FIG.2A Sequential Clocks Generation (SCG)







FIG.2C Timing Diagram of the SC and WC





**FIG.2D Timing Diagram of Sequential Phase Control  
preceded by a phase2 long data string (continuation of FIG.2C)**




FIG.3A Phasel of the Phase Processing Stages





FIG.3B Periodical Skew Accumulation








FIG.3D Data Frequency Capturing





FIG.4A Wave Form Screening & Capturing (WFSC)




FIG.4§ Timing Diagrams of the WFSC




FIG.5 Wave Capturing including Edge Regions (WCER)






FIG.6 Sequential Clocks Generation for the NFED(SCG NFED)




FIG.7 Noise Filtering Edge Detectors (NFED)

